BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//IEEE-USA CHIPS - ECPv6.16.2//NONSGML v1.0//EN
CALSCALE:GREGORIAN
METHOD:PUBLISH
X-ORIGINAL-URL:https://chips.ieeeusa.org
X-WR-CALDESC:Events for IEEE-USA CHIPS
REFRESH-INTERVAL;VALUE=DURATION:PT1H
X-Robots-Tag:noindex
X-PUBLISHED-TTL:PT1H
BEGIN:VTIMEZONE
TZID:America/New_York
BEGIN:DAYLIGHT
TZOFFSETFROM:-0500
TZOFFSETTO:-0400
TZNAME:EDT
DTSTART:20220313T070000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0400
TZOFFSETTO:-0500
TZNAME:EST
DTSTART:20221106T060000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:-0500
TZOFFSETTO:-0400
TZNAME:EDT
DTSTART:20230312T070000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0400
TZOFFSETTO:-0500
TZNAME:EST
DTSTART:20231105T060000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:-0500
TZOFFSETTO:-0400
TZNAME:EDT
DTSTART:20240310T070000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0400
TZOFFSETTO:-0500
TZNAME:EST
DTSTART:20241103T060000
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTART;TZID=America/New_York:20231103T080000
DTEND;TZID=America/New_York:20231103T170000
DTSTAMP:20260526T092544
CREATED:20240819T175129Z
LAST-MODIFIED:20240819T175709Z
UID:188-1698998400-1699030800@chips.ieeeusa.org
SUMMARY:Designing Chips with CHIPS: West Coast Pre-Silicon Summit
DESCRIPTION:The Designing Chips with CHIPS: West Coast Pre-Silicon Summit was a one-day semi summit that will bring together leading thinkers from chip design and packaging companies\, along with government policy makers\, to discuss the chip design industry in light of the historic CHIPS Act.
URL:https://chips.ieeeusa.org/event/designing-chips-with-chips-west-coast-pre-silicon-summit/
CATEGORIES:Designing Chips
ATTACH;FMTTYPE=image/png:https://chips.ieeeusa.org/wp-content/uploads/2024/08/Chips-w-CHIPS-900x450-1.png
END:VEVENT
END:VCALENDAR