{"id":236,"date":"2024-08-19T12:37:57","date_gmt":"2024-08-19T16:37:57","guid":{"rendered":"https:\/\/chips.ieeeusa.org\/pcwc-2024\/?post_type=avada_portfolio&#038;p=236"},"modified":"2024-08-19T12:47:01","modified_gmt":"2024-08-19T16:47:01","slug":"tim-lee","status":"publish","type":"avada_portfolio","link":"https:\/\/chips.ieeeusa.org\/pcwc-2024\/portfolio-items\/tim-lee\/","title":{"rendered":"Tim Lee"},"content":{"rendered":"<p><strong>Timothy Lee<\/strong> is a Boeing Technical Fellow based in Southern California. He was recently elected to serve as IEEE-USA President in 2025. He leads the development of disruptive microelectronics technologies for advanced communications networks and sensor systems for airborne and space applications. His research interests include 3D Heterogenous Integration (3DHI) technologies for chiplet\/wafer stacking of digital\/analog\/RF silicon\/III-V devices for high-performance, and low-power microelectronics for aerospace and defense application. He is principal investigator for the transition of IRAD, CRAD and university Lab to Fab research into technologies for defense systems. During his over 40 years of experience, he has held technical\/managerial positions at research facilities, aerospace companies, and semiconductor foundries. He has led development of hardware for satellite communications and has built phased-array antenna electronics for commercial and US government customers. Lee has authored over 30 journal and conference papers. He holds SMEE and SBEE degrees from MIT and a master\u2019s degree in system engineering from University of Southern California.<\/p>\n","protected":false},"excerpt":{"rendered":"<p><strong>Timothy Lee<\/strong> is a Boeing Technical Fellow based in Southern California. He was recently elected to serve as IEEE-USA President in 2025. He leads the development of disruptive microelectronics technologies for advanced communications networks and sensor systems for airborne and space applications. His research interests include 3D Heterogenous Integration (3DHI) technologies for chiplet\/wafer stacking of digital\/analog\/RF silicon\/III-V devices for high-performance, and low-power microelectronics for aerospace and defense application. He is principal investigator for the transition of IRAD, CRAD and university Lab to Fab research into technologies for defense systems. During his over 40 years of experience, he has held technical\/managerial positions at research facilities, aerospace companies, and semiconductor foundries. He has led development of hardware for satellite communications and has built phased-array antenna electronics for commercial and US government customers. Lee has authored over 30 journal and conference papers. He holds SMEE and SBEE degrees from MIT and a master\u2019s degree in system engineering from University of Southern California.<\/p>\n","protected":false},"author":2,"featured_media":127,"menu_order":0,"comment_status":"closed","ping_status":"closed","template":"","format":"standard","meta":{"footnotes":""},"portfolio_category":[11],"portfolio_skills":[],"portfolio_tags":[],"class_list":["post-236","avada_portfolio","type-avada_portfolio","status-publish","format-standard","has-post-thumbnail","hentry","portfolio_category-organizer"],"yoast_head":"<!-- This site is optimized with the Yoast SEO plugin v27.5 - https:\/\/yoast.com\/product\/yoast-seo-wordpress\/ -->\n<title>Tim Lee - PCWC 2024<\/title>\n<meta name=\"robots\" content=\"index, follow, max-snippet:-1, max-image-preview:large, max-video-preview:-1\" \/>\n<link rel=\"canonical\" href=\"https:\/\/chips.ieeeusa.org\/pcwc-2024\/portfolio-items\/tim-lee\/\" \/>\n<meta property=\"og:locale\" content=\"en_US\" \/>\n<meta property=\"og:type\" content=\"article\" \/>\n<meta property=\"og:title\" content=\"Tim Lee - PCWC 2024\" \/>\n<meta property=\"og:description\" content=\"Timothy Lee is a Boeing Technical Fellow based in Southern California. He was recently elected to serve as IEEE-USA President in 2025. He leads the development of disruptive microelectronics technologies for advanced communications networks and sensor systems for airborne and space applications. His research interests include 3D Heterogenous Integration (3DHI) technologies for chiplet\/wafer stacking of digital\/analog\/RF silicon\/III-V devices for high-performance, and low-power microelectronics for aerospace and defense application. He is principal investigator for the transition of IRAD, CRAD and university Lab to Fab research into technologies for defense systems. During his over 40 years of experience, he has held technical\/managerial positions at research facilities, aerospace companies, and semiconductor foundries. He has led development of hardware for satellite communications and has built phased-array antenna electronics for commercial and US government customers. Lee has authored over 30 journal and conference papers. He holds SMEE and SBEE degrees from MIT and a master\u2019s degree in system engineering from University of Southern California.\" \/>\n<meta property=\"og:url\" content=\"https:\/\/chips.ieeeusa.org\/pcwc-2024\/portfolio-items\/tim-lee\/\" \/>\n<meta property=\"og:site_name\" content=\"PCWC 2024\" \/>\n<meta property=\"article:modified_time\" content=\"2024-08-19T16:47:01+00:00\" \/>\n<meta property=\"og:image\" content=\"https:\/\/chips.ieeeusa.org\/pcwc-2024\/wp-content\/uploads\/sites\/3\/2023\/10\/TLsq.jpg\" \/>\n\t<meta property=\"og:image:width\" content=\"600\" \/>\n\t<meta property=\"og:image:height\" content=\"600\" \/>\n\t<meta property=\"og:image:type\" content=\"image\/jpeg\" \/>\n<meta name=\"twitter:card\" content=\"summary_large_image\" \/>\n<meta name=\"twitter:label1\" content=\"Est. reading time\" \/>\n\t<meta name=\"twitter:data1\" content=\"1 minute\" \/>\n<script type=\"application\/ld+json\" class=\"yoast-schema-graph\">{\"@context\":\"https:\\\/\\\/schema.org\",\"@graph\":[{\"@type\":\"WebPage\",\"@id\":\"https:\\\/\\\/chips.ieeeusa.org\\\/pcwc-2024\\\/portfolio-items\\\/tim-lee\\\/\",\"url\":\"https:\\\/\\\/chips.ieeeusa.org\\\/pcwc-2024\\\/portfolio-items\\\/tim-lee\\\/\",\"name\":\"Tim Lee - PCWC 2024\",\"isPartOf\":{\"@id\":\"https:\\\/\\\/chips.ieeeusa.org\\\/pcwc-2024\\\/#website\"},\"primaryImageOfPage\":{\"@id\":\"https:\\\/\\\/chips.ieeeusa.org\\\/pcwc-2024\\\/portfolio-items\\\/tim-lee\\\/#primaryimage\"},\"image\":{\"@id\":\"https:\\\/\\\/chips.ieeeusa.org\\\/pcwc-2024\\\/portfolio-items\\\/tim-lee\\\/#primaryimage\"},\"thumbnailUrl\":\"https:\\\/\\\/chips.ieeeusa.org\\\/pcwc-2024\\\/wp-content\\\/uploads\\\/sites\\\/3\\\/2023\\\/10\\\/TLsq.jpg\",\"datePublished\":\"2024-08-19T16:37:57+00:00\",\"dateModified\":\"2024-08-19T16:47:01+00:00\",\"breadcrumb\":{\"@id\":\"https:\\\/\\\/chips.ieeeusa.org\\\/pcwc-2024\\\/portfolio-items\\\/tim-lee\\\/#breadcrumb\"},\"inLanguage\":\"en-US\",\"potentialAction\":[{\"@type\":\"ReadAction\",\"target\":[\"https:\\\/\\\/chips.ieeeusa.org\\\/pcwc-2024\\\/portfolio-items\\\/tim-lee\\\/\"]}]},{\"@type\":\"ImageObject\",\"inLanguage\":\"en-US\",\"@id\":\"https:\\\/\\\/chips.ieeeusa.org\\\/pcwc-2024\\\/portfolio-items\\\/tim-lee\\\/#primaryimage\",\"url\":\"https:\\\/\\\/chips.ieeeusa.org\\\/pcwc-2024\\\/wp-content\\\/uploads\\\/sites\\\/3\\\/2023\\\/10\\\/TLsq.jpg\",\"contentUrl\":\"https:\\\/\\\/chips.ieeeusa.org\\\/pcwc-2024\\\/wp-content\\\/uploads\\\/sites\\\/3\\\/2023\\\/10\\\/TLsq.jpg\",\"width\":600,\"height\":600,\"caption\":\"Tim Lee\"},{\"@type\":\"BreadcrumbList\",\"@id\":\"https:\\\/\\\/chips.ieeeusa.org\\\/pcwc-2024\\\/portfolio-items\\\/tim-lee\\\/#breadcrumb\",\"itemListElement\":[{\"@type\":\"ListItem\",\"position\":1,\"name\":\"Home\",\"item\":\"https:\\\/\\\/chips.ieeeusa.org\\\/pcwc-2024\\\/\"},{\"@type\":\"ListItem\",\"position\":2,\"name\":\"Portfolio\",\"item\":\"https:\\\/\\\/chips.ieeeusa.org\\\/pcwc-2024\\\/portfolio-items\\\/\"},{\"@type\":\"ListItem\",\"position\":3,\"name\":\"Tim Lee\"}]},{\"@type\":\"WebSite\",\"@id\":\"https:\\\/\\\/chips.ieeeusa.org\\\/pcwc-2024\\\/#website\",\"url\":\"https:\\\/\\\/chips.ieeeusa.org\\\/pcwc-2024\\\/\",\"name\":\"PCWC 2024\",\"description\":\"Packaging Chips with CHIPS\",\"potentialAction\":[{\"@type\":\"SearchAction\",\"target\":{\"@type\":\"EntryPoint\",\"urlTemplate\":\"https:\\\/\\\/chips.ieeeusa.org\\\/pcwc-2024\\\/?s={search_term_string}\"},\"query-input\":{\"@type\":\"PropertyValueSpecification\",\"valueRequired\":true,\"valueName\":\"search_term_string\"}}],\"inLanguage\":\"en-US\"}]}<\/script>\n<!-- \/ Yoast SEO plugin. -->","yoast_head_json":{"title":"Tim Lee - PCWC 2024","robots":{"index":"index","follow":"follow","max-snippet":"max-snippet:-1","max-image-preview":"max-image-preview:large","max-video-preview":"max-video-preview:-1"},"canonical":"https:\/\/chips.ieeeusa.org\/pcwc-2024\/portfolio-items\/tim-lee\/","og_locale":"en_US","og_type":"article","og_title":"Tim Lee - PCWC 2024","og_description":"Timothy Lee is a Boeing Technical Fellow based in Southern California. He was recently elected to serve as IEEE-USA President in 2025. He leads the development of disruptive microelectronics technologies for advanced communications networks and sensor systems for airborne and space applications. His research interests include 3D Heterogenous Integration (3DHI) technologies for chiplet\/wafer stacking of digital\/analog\/RF silicon\/III-V devices for high-performance, and low-power microelectronics for aerospace and defense application. He is principal investigator for the transition of IRAD, CRAD and university Lab to Fab research into technologies for defense systems. During his over 40 years of experience, he has held technical\/managerial positions at research facilities, aerospace companies, and semiconductor foundries. He has led development of hardware for satellite communications and has built phased-array antenna electronics for commercial and US government customers. Lee has authored over 30 journal and conference papers. He holds SMEE and SBEE degrees from MIT and a master\u2019s degree in system engineering from University of Southern California.","og_url":"https:\/\/chips.ieeeusa.org\/pcwc-2024\/portfolio-items\/tim-lee\/","og_site_name":"PCWC 2024","article_modified_time":"2024-08-19T16:47:01+00:00","og_image":[{"width":600,"height":600,"url":"https:\/\/chips.ieeeusa.org\/pcwc-2024\/wp-content\/uploads\/sites\/3\/2023\/10\/TLsq.jpg","type":"image\/jpeg"}],"twitter_card":"summary_large_image","twitter_misc":{"Est. reading time":"1 minute"},"schema":{"@context":"https:\/\/schema.org","@graph":[{"@type":"WebPage","@id":"https:\/\/chips.ieeeusa.org\/pcwc-2024\/portfolio-items\/tim-lee\/","url":"https:\/\/chips.ieeeusa.org\/pcwc-2024\/portfolio-items\/tim-lee\/","name":"Tim Lee - PCWC 2024","isPartOf":{"@id":"https:\/\/chips.ieeeusa.org\/pcwc-2024\/#website"},"primaryImageOfPage":{"@id":"https:\/\/chips.ieeeusa.org\/pcwc-2024\/portfolio-items\/tim-lee\/#primaryimage"},"image":{"@id":"https:\/\/chips.ieeeusa.org\/pcwc-2024\/portfolio-items\/tim-lee\/#primaryimage"},"thumbnailUrl":"https:\/\/chips.ieeeusa.org\/pcwc-2024\/wp-content\/uploads\/sites\/3\/2023\/10\/TLsq.jpg","datePublished":"2024-08-19T16:37:57+00:00","dateModified":"2024-08-19T16:47:01+00:00","breadcrumb":{"@id":"https:\/\/chips.ieeeusa.org\/pcwc-2024\/portfolio-items\/tim-lee\/#breadcrumb"},"inLanguage":"en-US","potentialAction":[{"@type":"ReadAction","target":["https:\/\/chips.ieeeusa.org\/pcwc-2024\/portfolio-items\/tim-lee\/"]}]},{"@type":"ImageObject","inLanguage":"en-US","@id":"https:\/\/chips.ieeeusa.org\/pcwc-2024\/portfolio-items\/tim-lee\/#primaryimage","url":"https:\/\/chips.ieeeusa.org\/pcwc-2024\/wp-content\/uploads\/sites\/3\/2023\/10\/TLsq.jpg","contentUrl":"https:\/\/chips.ieeeusa.org\/pcwc-2024\/wp-content\/uploads\/sites\/3\/2023\/10\/TLsq.jpg","width":600,"height":600,"caption":"Tim Lee"},{"@type":"BreadcrumbList","@id":"https:\/\/chips.ieeeusa.org\/pcwc-2024\/portfolio-items\/tim-lee\/#breadcrumb","itemListElement":[{"@type":"ListItem","position":1,"name":"Home","item":"https:\/\/chips.ieeeusa.org\/pcwc-2024\/"},{"@type":"ListItem","position":2,"name":"Portfolio","item":"https:\/\/chips.ieeeusa.org\/pcwc-2024\/portfolio-items\/"},{"@type":"ListItem","position":3,"name":"Tim Lee"}]},{"@type":"WebSite","@id":"https:\/\/chips.ieeeusa.org\/pcwc-2024\/#website","url":"https:\/\/chips.ieeeusa.org\/pcwc-2024\/","name":"PCWC 2024","description":"Packaging Chips with CHIPS","potentialAction":[{"@type":"SearchAction","target":{"@type":"EntryPoint","urlTemplate":"https:\/\/chips.ieeeusa.org\/pcwc-2024\/?s={search_term_string}"},"query-input":{"@type":"PropertyValueSpecification","valueRequired":true,"valueName":"search_term_string"}}],"inLanguage":"en-US"}]}},"_links":{"self":[{"href":"https:\/\/chips.ieeeusa.org\/pcwc-2024\/wp-json\/wp\/v2\/avada_portfolio\/236","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/chips.ieeeusa.org\/pcwc-2024\/wp-json\/wp\/v2\/avada_portfolio"}],"about":[{"href":"https:\/\/chips.ieeeusa.org\/pcwc-2024\/wp-json\/wp\/v2\/types\/avada_portfolio"}],"author":[{"embeddable":true,"href":"https:\/\/chips.ieeeusa.org\/pcwc-2024\/wp-json\/wp\/v2\/users\/2"}],"replies":[{"embeddable":true,"href":"https:\/\/chips.ieeeusa.org\/pcwc-2024\/wp-json\/wp\/v2\/comments?post=236"}],"version-history":[{"count":0,"href":"https:\/\/chips.ieeeusa.org\/pcwc-2024\/wp-json\/wp\/v2\/avada_portfolio\/236\/revisions"}],"wp:featuredmedia":[{"embeddable":true,"href":"https:\/\/chips.ieeeusa.org\/pcwc-2024\/wp-json\/wp\/v2\/media\/127"}],"wp:attachment":[{"href":"https:\/\/chips.ieeeusa.org\/pcwc-2024\/wp-json\/wp\/v2\/media?parent=236"}],"wp:term":[{"taxonomy":"portfolio_category","embeddable":true,"href":"https:\/\/chips.ieeeusa.org\/pcwc-2024\/wp-json\/wp\/v2\/portfolio_category?post=236"},{"taxonomy":"portfolio_skills","embeddable":true,"href":"https:\/\/chips.ieeeusa.org\/pcwc-2024\/wp-json\/wp\/v2\/portfolio_skills?post=236"},{"taxonomy":"portfolio_tags","embeddable":true,"href":"https:\/\/chips.ieeeusa.org\/pcwc-2024\/wp-json\/wp\/v2\/portfolio_tags?post=236"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}