{"id":296,"date":"2024-09-27T10:47:18","date_gmt":"2024-09-27T14:47:18","guid":{"rendered":"https:\/\/chips.ieeeusa.org\/pcwc-2024\/?post_type=avada_portfolio&#038;p=296"},"modified":"2024-09-27T14:32:30","modified_gmt":"2024-09-27T18:32:30","slug":"erik-hadland","status":"publish","type":"avada_portfolio","link":"https:\/\/chips.ieeeusa.org\/pcwc-2024\/portfolio-items\/erik-hadland\/","title":{"rendered":"Erik Hadland, Ph.D."},"content":{"rendered":"<p><strong>Erik Hadland<\/strong> is the Director of Technology Policy at the Semiconductor Industry Association (SIA), where he is responsible for the association\u2019s research, development, and technology activities as well as its education and workforce development efforts. In this role, he works with the White House, Federal agencies, and Congress to inform policymakers about the needs and functions of the diverse segments of the semiconductor industry.<\/p>\n<p>Prior to SIA, Erik was a AAAS Science and Technology Policy Fellow at the U.S. Department of Energy, where he served as Advisor to the Director of the Office of Science \u2014 the Nation\u2019s largest supporter of fundamental physical science research and stewarding office of 10 of the Department\u2019s National Laboratories. In this capacity, Erik project managed briefings to Congress on critical and emergent technologies, advised on matters of place-based innovation and technology transfer, and co-facilitated the Department\u2019s Microelectronics Working Group. Prior to the DOE, Erik was a Senior Logic Technology Development Engineer at Intel, piloting first-of-a-kind annealing modules and processing conditions for Intel\u2019s next generation logic products.<\/p>\n<p>Erik earned his Ph.D. in Solid State Chemistry from the University of Oregon, where he studied novel synthesis schemes for metastable 2D semiconductor compounds.<\/p>\n","protected":false},"excerpt":{"rendered":"<p><strong>Erik Hadland<\/strong> is the Director of Technology Policy at the Semiconductor Industry Association (SIA), where he is responsible for the association\u2019s research, development, and technology activities as well as its education and workforce development efforts. In this role, he works with the White House, Federal agencies, and Congress to inform policymakers about the needs and functions of the diverse segments of the semiconductor industry.<\/p>\n<p>Prior to SIA, Erik was a AAAS Science and Technology Policy Fellow at the U.S. Department of Energy, where he served as Advisor to the Director of the Office of Science \u2014 the Nation\u2019s largest supporter of fundamental physical science research and stewarding office of 10 of the Department\u2019s National Laboratories. In this capacity, Erik project managed briefings to Congress on critical and emergent technologies, advised on matters of place-based innovation and technology transfer, and co-facilitated the Department\u2019s Microelectronics Working Group. Prior to the DOE, Erik was a Senior Logic Technology Development Engineer at Intel, piloting first-of-a-kind annealing modules and processing conditions for Intel\u2019s next generation logic products.<\/p>\n<p>Erik earned his Ph.D. in Solid State Chemistry from the University of Oregon, where he studied novel synthesis schemes for metastable 2D semiconductor compounds.<\/p>\n","protected":false},"author":2,"featured_media":298,"menu_order":0,"comment_status":"closed","ping_status":"closed","template":"","format":"standard","meta":{"footnotes":""},"portfolio_category":[9],"portfolio_skills":[],"portfolio_tags":[],"class_list":["post-296","avada_portfolio","type-avada_portfolio","status-publish","format-standard","has-post-thumbnail","hentry","portfolio_category-speakers"],"yoast_head":"<!-- This site is optimized with the Yoast SEO plugin v27.4 - https:\/\/yoast.com\/product\/yoast-seo-wordpress\/ -->\n<title>Erik Hadland, Ph.D. - PCWC 2024<\/title>\n<meta name=\"robots\" content=\"index, follow, max-snippet:-1, max-image-preview:large, max-video-preview:-1\" \/>\n<link rel=\"canonical\" href=\"https:\/\/chips.ieeeusa.org\/pcwc-2024\/portfolio-items\/erik-hadland\/\" \/>\n<meta property=\"og:locale\" content=\"en_US\" \/>\n<meta property=\"og:type\" content=\"article\" \/>\n<meta property=\"og:title\" content=\"Erik Hadland, Ph.D. - PCWC 2024\" \/>\n<meta property=\"og:description\" content=\"Erik Hadland is the Director of Technology Policy at the Semiconductor Industry Association (SIA), where he is responsible for the association\u2019s research, development, and technology activities as well as its education and workforce development efforts. In this role, he works with the White House, Federal agencies, and Congress to inform policymakers about the needs and functions of the diverse segments of the semiconductor industry.  Prior to SIA, Erik was a AAAS Science and Technology Policy Fellow at the U.S. Department of Energy, where he served as Advisor to the Director of the Office of Science \u2014 the Nation\u2019s largest supporter of fundamental physical science research and stewarding office of 10 of the Department\u2019s National Laboratories. In this capacity, Erik project managed briefings to Congress on critical and emergent technologies, advised on matters of place-based innovation and technology transfer, and co-facilitated the Department\u2019s Microelectronics Working Group. Prior to the DOE, Erik was a Senior Logic Technology Development Engineer at Intel, piloting first-of-a-kind annealing modules and processing conditions for Intel\u2019s next generation logic products.  Erik earned his Ph.D. in Solid State Chemistry from the University of Oregon, where he studied novel synthesis schemes for metastable 2D semiconductor compounds.\" \/>\n<meta property=\"og:url\" content=\"https:\/\/chips.ieeeusa.org\/pcwc-2024\/portfolio-items\/erik-hadland\/\" \/>\n<meta property=\"og:site_name\" content=\"PCWC 2024\" \/>\n<meta property=\"article:modified_time\" content=\"2024-09-27T18:32:30+00:00\" \/>\n<meta property=\"og:image\" content=\"https:\/\/chips.ieeeusa.org\/pcwc-2024\/wp-content\/uploads\/sites\/3\/2024\/09\/Erik_Hadland-sq.jpg\" \/>\n\t<meta property=\"og:image:width\" content=\"400\" \/>\n\t<meta property=\"og:image:height\" content=\"400\" \/>\n\t<meta property=\"og:image:type\" content=\"image\/jpeg\" \/>\n<meta name=\"twitter:card\" content=\"summary_large_image\" \/>\n<meta name=\"twitter:label1\" content=\"Est. reading time\" \/>\n\t<meta name=\"twitter:data1\" content=\"2 minutes\" \/>\n<script type=\"application\/ld+json\" class=\"yoast-schema-graph\">{\"@context\":\"https:\\\/\\\/schema.org\",\"@graph\":[{\"@type\":\"WebPage\",\"@id\":\"https:\\\/\\\/chips.ieeeusa.org\\\/pcwc-2024\\\/portfolio-items\\\/erik-hadland\\\/\",\"url\":\"https:\\\/\\\/chips.ieeeusa.org\\\/pcwc-2024\\\/portfolio-items\\\/erik-hadland\\\/\",\"name\":\"Erik Hadland, Ph.D. - PCWC 2024\",\"isPartOf\":{\"@id\":\"https:\\\/\\\/chips.ieeeusa.org\\\/pcwc-2024\\\/#website\"},\"primaryImageOfPage\":{\"@id\":\"https:\\\/\\\/chips.ieeeusa.org\\\/pcwc-2024\\\/portfolio-items\\\/erik-hadland\\\/#primaryimage\"},\"image\":{\"@id\":\"https:\\\/\\\/chips.ieeeusa.org\\\/pcwc-2024\\\/portfolio-items\\\/erik-hadland\\\/#primaryimage\"},\"thumbnailUrl\":\"https:\\\/\\\/chips.ieeeusa.org\\\/pcwc-2024\\\/wp-content\\\/uploads\\\/sites\\\/3\\\/2024\\\/09\\\/Erik_Hadland-sq.jpg\",\"datePublished\":\"2024-09-27T14:47:18+00:00\",\"dateModified\":\"2024-09-27T18:32:30+00:00\",\"breadcrumb\":{\"@id\":\"https:\\\/\\\/chips.ieeeusa.org\\\/pcwc-2024\\\/portfolio-items\\\/erik-hadland\\\/#breadcrumb\"},\"inLanguage\":\"en-US\",\"potentialAction\":[{\"@type\":\"ReadAction\",\"target\":[\"https:\\\/\\\/chips.ieeeusa.org\\\/pcwc-2024\\\/portfolio-items\\\/erik-hadland\\\/\"]}]},{\"@type\":\"ImageObject\",\"inLanguage\":\"en-US\",\"@id\":\"https:\\\/\\\/chips.ieeeusa.org\\\/pcwc-2024\\\/portfolio-items\\\/erik-hadland\\\/#primaryimage\",\"url\":\"https:\\\/\\\/chips.ieeeusa.org\\\/pcwc-2024\\\/wp-content\\\/uploads\\\/sites\\\/3\\\/2024\\\/09\\\/Erik_Hadland-sq.jpg\",\"contentUrl\":\"https:\\\/\\\/chips.ieeeusa.org\\\/pcwc-2024\\\/wp-content\\\/uploads\\\/sites\\\/3\\\/2024\\\/09\\\/Erik_Hadland-sq.jpg\",\"width\":400,\"height\":400,\"caption\":\"Erik Hadland, Ph.D.\"},{\"@type\":\"BreadcrumbList\",\"@id\":\"https:\\\/\\\/chips.ieeeusa.org\\\/pcwc-2024\\\/portfolio-items\\\/erik-hadland\\\/#breadcrumb\",\"itemListElement\":[{\"@type\":\"ListItem\",\"position\":1,\"name\":\"Home\",\"item\":\"https:\\\/\\\/chips.ieeeusa.org\\\/pcwc-2024\\\/\"},{\"@type\":\"ListItem\",\"position\":2,\"name\":\"Portfolio\",\"item\":\"https:\\\/\\\/chips.ieeeusa.org\\\/pcwc-2024\\\/portfolio-items\\\/\"},{\"@type\":\"ListItem\",\"position\":3,\"name\":\"Erik Hadland, Ph.D.\"}]},{\"@type\":\"WebSite\",\"@id\":\"https:\\\/\\\/chips.ieeeusa.org\\\/pcwc-2024\\\/#website\",\"url\":\"https:\\\/\\\/chips.ieeeusa.org\\\/pcwc-2024\\\/\",\"name\":\"PCWC 2024\",\"description\":\"Packaging Chips with CHIPS\",\"potentialAction\":[{\"@type\":\"SearchAction\",\"target\":{\"@type\":\"EntryPoint\",\"urlTemplate\":\"https:\\\/\\\/chips.ieeeusa.org\\\/pcwc-2024\\\/?s={search_term_string}\"},\"query-input\":{\"@type\":\"PropertyValueSpecification\",\"valueRequired\":true,\"valueName\":\"search_term_string\"}}],\"inLanguage\":\"en-US\"}]}<\/script>\n<!-- \/ Yoast SEO plugin. -->","yoast_head_json":{"title":"Erik Hadland, Ph.D. - PCWC 2024","robots":{"index":"index","follow":"follow","max-snippet":"max-snippet:-1","max-image-preview":"max-image-preview:large","max-video-preview":"max-video-preview:-1"},"canonical":"https:\/\/chips.ieeeusa.org\/pcwc-2024\/portfolio-items\/erik-hadland\/","og_locale":"en_US","og_type":"article","og_title":"Erik Hadland, Ph.D. - PCWC 2024","og_description":"Erik Hadland is the Director of Technology Policy at the Semiconductor Industry Association (SIA), where he is responsible for the association\u2019s research, development, and technology activities as well as its education and workforce development efforts. In this role, he works with the White House, Federal agencies, and Congress to inform policymakers about the needs and functions of the diverse segments of the semiconductor industry.  Prior to SIA, Erik was a AAAS Science and Technology Policy Fellow at the U.S. Department of Energy, where he served as Advisor to the Director of the Office of Science \u2014 the Nation\u2019s largest supporter of fundamental physical science research and stewarding office of 10 of the Department\u2019s National Laboratories. In this capacity, Erik project managed briefings to Congress on critical and emergent technologies, advised on matters of place-based innovation and technology transfer, and co-facilitated the Department\u2019s Microelectronics Working Group. Prior to the DOE, Erik was a Senior Logic Technology Development Engineer at Intel, piloting first-of-a-kind annealing modules and processing conditions for Intel\u2019s next generation logic products.  Erik earned his Ph.D. in Solid State Chemistry from the University of Oregon, where he studied novel synthesis schemes for metastable 2D semiconductor compounds.","og_url":"https:\/\/chips.ieeeusa.org\/pcwc-2024\/portfolio-items\/erik-hadland\/","og_site_name":"PCWC 2024","article_modified_time":"2024-09-27T18:32:30+00:00","og_image":[{"width":400,"height":400,"url":"https:\/\/chips.ieeeusa.org\/pcwc-2024\/wp-content\/uploads\/sites\/3\/2024\/09\/Erik_Hadland-sq.jpg","type":"image\/jpeg"}],"twitter_card":"summary_large_image","twitter_misc":{"Est. reading time":"2 minutes"},"schema":{"@context":"https:\/\/schema.org","@graph":[{"@type":"WebPage","@id":"https:\/\/chips.ieeeusa.org\/pcwc-2024\/portfolio-items\/erik-hadland\/","url":"https:\/\/chips.ieeeusa.org\/pcwc-2024\/portfolio-items\/erik-hadland\/","name":"Erik Hadland, Ph.D. - PCWC 2024","isPartOf":{"@id":"https:\/\/chips.ieeeusa.org\/pcwc-2024\/#website"},"primaryImageOfPage":{"@id":"https:\/\/chips.ieeeusa.org\/pcwc-2024\/portfolio-items\/erik-hadland\/#primaryimage"},"image":{"@id":"https:\/\/chips.ieeeusa.org\/pcwc-2024\/portfolio-items\/erik-hadland\/#primaryimage"},"thumbnailUrl":"https:\/\/chips.ieeeusa.org\/pcwc-2024\/wp-content\/uploads\/sites\/3\/2024\/09\/Erik_Hadland-sq.jpg","datePublished":"2024-09-27T14:47:18+00:00","dateModified":"2024-09-27T18:32:30+00:00","breadcrumb":{"@id":"https:\/\/chips.ieeeusa.org\/pcwc-2024\/portfolio-items\/erik-hadland\/#breadcrumb"},"inLanguage":"en-US","potentialAction":[{"@type":"ReadAction","target":["https:\/\/chips.ieeeusa.org\/pcwc-2024\/portfolio-items\/erik-hadland\/"]}]},{"@type":"ImageObject","inLanguage":"en-US","@id":"https:\/\/chips.ieeeusa.org\/pcwc-2024\/portfolio-items\/erik-hadland\/#primaryimage","url":"https:\/\/chips.ieeeusa.org\/pcwc-2024\/wp-content\/uploads\/sites\/3\/2024\/09\/Erik_Hadland-sq.jpg","contentUrl":"https:\/\/chips.ieeeusa.org\/pcwc-2024\/wp-content\/uploads\/sites\/3\/2024\/09\/Erik_Hadland-sq.jpg","width":400,"height":400,"caption":"Erik Hadland, Ph.D."},{"@type":"BreadcrumbList","@id":"https:\/\/chips.ieeeusa.org\/pcwc-2024\/portfolio-items\/erik-hadland\/#breadcrumb","itemListElement":[{"@type":"ListItem","position":1,"name":"Home","item":"https:\/\/chips.ieeeusa.org\/pcwc-2024\/"},{"@type":"ListItem","position":2,"name":"Portfolio","item":"https:\/\/chips.ieeeusa.org\/pcwc-2024\/portfolio-items\/"},{"@type":"ListItem","position":3,"name":"Erik Hadland, Ph.D."}]},{"@type":"WebSite","@id":"https:\/\/chips.ieeeusa.org\/pcwc-2024\/#website","url":"https:\/\/chips.ieeeusa.org\/pcwc-2024\/","name":"PCWC 2024","description":"Packaging Chips with CHIPS","potentialAction":[{"@type":"SearchAction","target":{"@type":"EntryPoint","urlTemplate":"https:\/\/chips.ieeeusa.org\/pcwc-2024\/?s={search_term_string}"},"query-input":{"@type":"PropertyValueSpecification","valueRequired":true,"valueName":"search_term_string"}}],"inLanguage":"en-US"}]}},"_links":{"self":[{"href":"https:\/\/chips.ieeeusa.org\/pcwc-2024\/wp-json\/wp\/v2\/avada_portfolio\/296","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/chips.ieeeusa.org\/pcwc-2024\/wp-json\/wp\/v2\/avada_portfolio"}],"about":[{"href":"https:\/\/chips.ieeeusa.org\/pcwc-2024\/wp-json\/wp\/v2\/types\/avada_portfolio"}],"author":[{"embeddable":true,"href":"https:\/\/chips.ieeeusa.org\/pcwc-2024\/wp-json\/wp\/v2\/users\/2"}],"replies":[{"embeddable":true,"href":"https:\/\/chips.ieeeusa.org\/pcwc-2024\/wp-json\/wp\/v2\/comments?post=296"}],"version-history":[{"count":0,"href":"https:\/\/chips.ieeeusa.org\/pcwc-2024\/wp-json\/wp\/v2\/avada_portfolio\/296\/revisions"}],"wp:featuredmedia":[{"embeddable":true,"href":"https:\/\/chips.ieeeusa.org\/pcwc-2024\/wp-json\/wp\/v2\/media\/298"}],"wp:attachment":[{"href":"https:\/\/chips.ieeeusa.org\/pcwc-2024\/wp-json\/wp\/v2\/media?parent=296"}],"wp:term":[{"taxonomy":"portfolio_category","embeddable":true,"href":"https:\/\/chips.ieeeusa.org\/pcwc-2024\/wp-json\/wp\/v2\/portfolio_category?post=296"},{"taxonomy":"portfolio_skills","embeddable":true,"href":"https:\/\/chips.ieeeusa.org\/pcwc-2024\/wp-json\/wp\/v2\/portfolio_skills?post=296"},{"taxonomy":"portfolio_tags","embeddable":true,"href":"https:\/\/chips.ieeeusa.org\/pcwc-2024\/wp-json\/wp\/v2\/portfolio_tags?post=296"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}